A simple technique for tuning the work function of molybdenum (MO) gate material over a wide range (4.5V-4.9V) is investigated. Ultra-low energy (93keV) Ar+ and Nt ion implantation is used to selectively induce structural and/or chemical changes in MO gate films. These changes are shown to directly affect the MO gate work function, so that it can be adjusted by adjusting the implant parameters and annealing conditions. The mechanism behind this phenomenon is investigated using x-ray diffraction (XRD) and x-ray photoelectron spectroscopy (XPS). The applicability of this technique for threshold voltage (VTH) control, particularly in fullydepleted SO1 CMOS devices, is demonstrated with MO gated ultra-thin body (UTB) SO1 MOSFETs and doublegate FinFETs.
INTRODUCTION

Advanced transistor structures such as the ultra-thin-body (UTB) MOSFET [ I ] and the double-gate MOSFET [2]
are more scalable than the classical bulk-Si structure and hence are likely to be adopted for the manufacture of CMOS integrated circuits beyond the 50 nm technology node [3] .
Since short-channel effects are effectively suppressed by the use of a thin body, heavy channel doping is not required. The use of a lightly doped channel yields significant performance benefits by way of improved immunity to statistical dopant fluctuation induced variations in threshold voltage (VTH) and enhanced carrier mobility for higher transistor drive current, due to the lower transverse electric field in the inversion layer [4] . However, this requires that the desired VTH be achieved by gate-work-function engineering alone, as the depletioncharge density is too low to affect VTH. For thin-body CMOS transistors, the required range of gate work functions is 4.4-5.0 V [5] , which precludes doped poly-Si as a gate material. Thus, metallic gate materials will be needed for future fullydepleted SO1 technology. In addition, metal gates provide immunity from the gate depletion effect, which will allow a thinner effective dielectric thickness to be maintained.
While two metals with appropriate work functions would ordinarily be required for a symmetric and low VTH CMOS technology, a method for tuning the work function of a single deposited metal gate layer over the entire required range would provide for minimal process complexity. It is also desirable to identify metals that are compatible with a conventional "gate-first" process flow. MO is an attractive candidate because of its excellent compatibility with CMOS processing, low resistivity [6] and a matching coefficient of thermal expanison with the Si lattice. Single crystalline MO also displays a strong anisotropy in work function ( Fig. 1 
SELECTIVE STRUCTURAL MODIFICATION
In general, densely packed crystallographic surfaces display high work functions since these surfaces are relatively inert with fewer broken atomic bonds. Open crystallographic surfaces display lower work functions owing to a greater number of broken bonds [9] . Amorphous metal films can thus be expected to have lower work functions than their crystalline countelparts.
MO gate capacitors were fabricated on thermally oxidized p-type Si wafers. In order to account for the influence of oxide fixed charge, multiple SiOl thicknesses were obtained on a single substrate by selective etchback. Thin MO films (I5nm) were sputter deposited to have a predominantly (1 IO) orientation. Subsequent implantation of the metal film with inert ions (AI', 3keV, Ix1016/cm2) was used to amorphize the microstructure (Fig. 2) . The flat-band voltages (V,) of the capacitors were determined from C-Y measurements (Fig. 3) and used to extract the gate work functions. Fig. 4 shows the variation of YFB with oxide thickness (Tax). It can be seen that Ar' implantation lowers the MO work function by 0.9V (to 3.9V), indicating that amorphous MO has a lower work function. The wafer was then annealed at 500°C for 20 min and the measurements were repeated. The x-ray difiaction (XRD) analysis shown in Fig. 2 indicates that the MO film is recrystallized after the annealing. As shown in Fig. 4 An alternative approach which modifies the structure and chemistry of the deposited MO films involves the implantation of N' ions into the metal films instead of inert Ar' ions. The above experiment was repeated with implantation of N' ions (1KeV-5x10'slcm2; 2KeV-5~1 0~~/ c m~, lx10'6/cm2) in order to induce a nitridation reaction in the MO films. Very thin MO films and ultra-low energy implantation were used in order to minimize ion penetration into the gate dielectric (by lowering the projected range and straggle) while allowing for high atomic N content (up to 10%) within the MO films. SIUM simulations were used to estimate the N concentration-depth profiles in the MoiSi0,lSi stacks (Fig. 5) . The evolution of the MO work function with annealing temperature is shown in Fig. 6 . It can be seen that the MO gate work function (-4.95eV) decreases with increasing anneal temperature (Tmed), and saturates at -4.5eV for T,.,~>900°C. The cause for this change can be traced to an evolution of the MO film chemistry with annealing. Fig. 9 (a-b) . Details of XRD peaks highlighted in Fig. 7 The solubility and diffusivity of nitrogen in MO at high temperatures (>lOOO°C) have been evaluated earlier [IO-I I].
While the relevant data for lower temperatures is not readily available, the extrapolated N diffusion coefficient at 900°C is very high ( -2~l O~~c m~/ s ) . Low temperature diffusivities in poly-crystalline thin films are expected to be higher than extrapolated values since grain boundary diffusion (lower activation energy) dominates over bulk diffusion. The low solid solubility of N in MO (<I% at IOOOT) supports the observed formation of Mo2N. The implanted N atomic content for a dose of Ix10'6cm~2 into a 15 nm MO film is -10% so that the excess N can readily form Mo2N at elevated temperatures.
MO-GATED THIN-BODY MOSFET PERFORMANCE In order to demonstrate the applicability of the MO gate technology, p-channel ultra-thin body (UTB) FETs and FinFETs were fabricated with light body doping and MO as the gate electrode (Figs. 12-13) . The p-FET ID-Vc characteristics shown in Figs. 12-13 
